

EAST Search History

OK 2-1-07

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	1	table near layout near elastic	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2007/02/01 16:38
L2	98	table near layout and cell and size and height and width and row and column	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2007/02/01 16:40
L3	1326	(715/500).CCLS.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	OFF	2007/02/01 16:50
L4	67714	display and space and requirement and reduce and element	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2007/02/01 16:51
L5	1631	display same space same requirement and reduce and element	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2007/02/01 16:51
L6	337	display same space same requirement same reduce and element	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2007/02/01 16:51
L7	81	display same space same requirement same reduce same element	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2007/02/01 16:56
L8	27	display same space same requirement same reduce same element and (document or page)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	AND	ON	2007/02/01 16:56

→ **Constraint Cascading Style Sheets for the Web (1999)** ([Make Corrections](#)) ([16 citations](#))

Greg J. Badros, Alan Borning, et al.

ACM Symposium on User Interface Software and Technology



[Home/Search](#) [Bookmark](#) [Context](#) [Related](#)

View or download:

128.95.4.112/homes/gj...ccssuwtr.ps.gz

Cached: [PS.gz](#) [PS](#) [PDF](#)

[Image](#) [Update](#) [Help](#)

From: 128.95.4.112/homes/gjb/ ([more](#))
([Enter author homepages](#))

([Enter summary](#))

Rate this article: 1 2 3 4 5 (best)

[Comment on this article](#)

Abstract: Cascading Style Sheets have recently been introduced by the W3C as a mechanism for controlling the appearance of HTML documents. In this paper, we demonstrate how constraints provide a powerful unifying formalism for declaratively understanding and specifying style sheets for web documents. With constraints we can naturally and declaratively specify complex behaviour such as inheritance of properties and cascading of conflicting style rules. We give a detailed description of a constraint-based ... ([Update](#))

Cited by: [More](#)

Summarizing Personal Web Browsing Sessions - Mira Dontcheva Steven ([Correct](#))

Xprez: A Declarative Presentation Language for - Xml Martijn Schrage ([Correct](#))

XPRES: A Declarative Presentation Language for XML - Schrage, Jeuring (2003) ([Correct](#))

Similar documents (at the sentence level):

75.5%: Constraint Cascading Style Sheets for the Web - Badros, Borning (1999) ([Correct](#))

66.5%: Extending Interactive Graphical Applications with Constraints - Badros (2000) ([Correct](#))

Active bibliography (related documents): [More](#) [All](#)

0.4: A Constraint Extension to Scalable Vector Graphics - Badros, Tirtowidjojo.. (2001) ([Correct](#))

0.1: Solving Linear Arithmetic Constraints for User.. - Borning, Marriott.. (1997) ([Correct](#))

0.1: Compiling Constraint Solving Using Projection - Harvey, Stuckey, Borning (1997) ([Correct](#))

Similar documents based on text: [More](#) [All](#)

0.7: Informatica XML and related standards for representing conceptual .. - Lefever ([Correct](#))

0.6: Expected Length of Longest Common Subsequences - Dancik ([Correct](#))

0.6: Web Technologies - Overview - Mariucci (2000) ([Correct](#))

Related documents from co-citation: [More](#) [All](#)

9: The Cassowary Linear Arithmetic Constraint Solving Algorithm: Interface and Impl.. - Badros, Borning - 1998

7: Lisp and Symbolic Computation (context) - Borning, Freeman-Benson et al. - 1992

6: Solving linear arithmetic constraints for user interface applications - Borning, Marriott et al. - 1997

BibTeX entry: ([Update](#))

G. J. Badros, A. Borning, K. Marriott, and P. Stuckey. Constraint cascading style sheets for the web. In Proceedings of the 1999 ACM Conference on User Interface Software and Technology, November 1999.

<http://citeseer.ist.psu.edu/article/badros00constraint.html> [More](#)

```
@inproceedings{ badros99constraint,
  author = "Greg J. Badros and Alan Borning and Kim Marriott and Peter J. Stuckey",
  title = "Constraint Cascading Style Sheets for the Web",
  booktitle = "{ACM} Symposium on User Interface Software and Technology",
  pages = "73-82",
  year = "1999",
  url = "citeseer.ist.psu.edu/article/badros00constraint.html" }
```

Citations (may not include all citations):

127 Sketchpad: A man-machine graphical communication system (context) - Sutherland - 1963

96 Lisp and Symbolic Computation (context) - Borning, Freeman-Benson et al. - 1992

87 Programming with Constraints: An Introduction (context) - Marriott, Stuckey - 1998

75 Garnet: Comprehensive support for graphical highly interacti.. (context) - Myers, Giuse et al. - 1990

61 The Amulet environment: New models for effective user interf.. - Myers, McDaniel et al. - 1997 [DBLP](#)


40 Solving linear arithmetic constraints for user interface app.. - Borning, Marriott et al. - 1997 [ACM](#) [DBLP](#)

39 The Cassowary linear arithmetic constraint solving algorithm.. - Badros, Borning - 1998

20 Cascading style sheets (context) - Bos, Lie et al. - 1998 [ACM](#)

- 11 Interactive physically-based manipulation of discrete/contin.. - Harada, Witkin et al. - 1995 [ACM](#) [DBLP](#)
- 10 Constraints for the web (context) - Borning, Lin et al. - 1997 [ACM](#) [DBLP](#)
- 10 PSL: An alternate approach to style sheet languages for the .. - Marden, Munson - 1998 [DBLP](#)
- 7 Technical report (context) - Consortium, specification - 1998
- 4 Frame-based layout via style sheets (context) - Bos, Raggett et al.
- 4 Positioning HTML elements with cascading style sheets (context) - Furman, Isaacs
- 4 Flexible font-size specification in Web documents - Lin, Marriott et al. - 1999
- 4 Amaya web browser software (context) - Consortium - 1998
- 1 A high-level language for specifying pictures (context) - Wyk - 1982

Year of Publication of Citing Articles



The graph only includes citing articles where the year of publication is known.

Documents on the same site (<http://128.95.4.112/homes/gjb/>): [More](#)

An Empirical Analysis of C Preprocessor Use - Ernst, Badros, Notkin (1997) ([Correct](#))

A Framework for Preprocessor-Aware C Source Code Analyses - Badros (1998) ([Correct](#))

Constraints in Interactive Graphical Applications - Badros (1998) ([Correct](#))

[Online articles have much greater impact](#) [More about CiteSeer.IST](#) [Add search form to your site](#) [Submit documents](#)
[Feedback](#)

CiteSeer.IST - Copyright [Penn State](#) and [NEC](#)



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

SUPPORT

Results for "((table cell<and>layout)<and>size) <and> (pyr >= 1950 <and> pyr <= 200..."

Your search matched 8 of 1484991 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail printer friendly

» Search Options

[View Session History](#)

[New Search](#)

Modify Search

((table cell<and>layout)<and>size) <and> (pyr >= 1950 <and> pyr <= 2001)

Search

☐ Check to search only within this results set

Display Format: ☒ Citation ☐ Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

view selected items

[Select All](#) [Deselect All](#)

- ☐ 1. **Number-splitting with shift-and-add decomposition for power and hardware optimization in linear DSP synthesis**
 Nguyen, H.T.; Chattejee, A.;
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on
 Volume 8, Issue 4, Aug. 2000 Page(s):419 - 424
 Digital Object Identifier 10.1109/92.863621
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(224 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 2. **Fanout optimization using bipolar LT-trees**
 Cocchini, P.; Pedram, M.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
 Volume 19, Issue 3, March 2000 Page(s):339 - 349
 Digital Object Identifier 10.1109/43.833202
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(324 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 3. **Empirical performance evaluation methodology and its application to page segmentation algorithms**
 Song Mao; Kanungo, T.;
Pattern Analysis and Machine Intelligence, IEEE Transactions on
 Volume 23, Issue 3, March 2001 Page(s):242 - 256
 Digital Object Identifier 10.1109/34.910877
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(1316 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 4. **Understanding and reducing Web delays**
 Zari, M.; Saiedian, H.; Naeem, M.;
Computer
 Volume 34, Issue 12, Dec. 2001 Page(s):30 - 37
 Digital Object Identifier 10.1109/2.970554
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(482 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. **The Structure and Operation of a Relational Database System in a Cell-Oriented Integrated Circuit Design System**
 Hollaar, L.; Nelson, B.; Carter, T.; Lorie, R.A.;
Design Automation, 1984. 21st Conference on
 25-27 June 1984 Page(s):117 - 125
[AbstractPlus](#) | Full Text: [PDF\(936 KB\)](#) IEEE CNF
[Rights and Permissions](#)



USPTO

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

Search: ☒ The ACM Digital Library ☐ The Guide

SEARCH

AK 2-1-07

THE ACM DIGITAL LIBRARY

[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Published before June 2001

Terms used [table](#) [cell](#) [layout](#) [page](#) [height](#) [width](#) [row](#) [column](#)

Found 56 of 121,547

Sort results
by

[Save results to a Binder](#)

[Try an Advanced Search](#)

Display
results

[Search Tips](#)

[Try this search in The ACM Guide](#)

☐ Open results in a new
window

Results 1 - 20 of 56

Result page: [1](#) [2](#) [3](#) [next](#)

Relevance scale ☐ ☐ ☐ ☐ ☐

1 [The table layout problem](#)



Richard J. Anderson, Sumeet Sobti

June 1999 **Proceedings of the fifteenth annual symposium on Computational geometry SCG '99**

Publisher: ACM Press

Full text available: [pdf\(1.15 MB\)](#)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)



2 [CLIP: integer-programming-based optimal layout synthesis of 2D CMOS cells](#)



Avaneendra Gupta, John P. Hayes

July 2000 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**,
Volume 5 Issue 3

Publisher: ACM Press

Full text available: [pdf\(371.02 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)



A novel technique, CLIP, is presented for the automatic generation of optimal layouts of CMOS cells in the two-dimensional (2D) style. CLIP is based on integer-linear programming (ILP) and solves both the width and height minimization problems for 2D cells. Width minimization is formulated in a precise form that combines all factors influencing the 2D cell width—transistor placement, diffusion sharing, and vertical in ...

Keywords: CMOS networks, circuit clustering, diffusion sharing, integer linear programming, integer programming, layout optimization, leaf cell synthesis, module generation, transistor chains, two-dimensional layout

3 [Modeling layout tools to derive forward estimates of area and delay at the RTL level](#)



Donald S. Gelosh, Dorothy E. Steliff

July 2000 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**,
Volume 5 Issue 3

Publisher: ACM Press

Full text available: [pdf\(278.32 KB\)](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)



Forward estimates of area and delay facilitate effective decision-making when searching the solution space of digital designs. Current estimation techniques focus on modeling the layout result and fail to deliver timely or accurate estimates. This paper presents a novel approach to deriving these area and delay estimates at the RTL level by modeling the layout tool, rather than the layout result. This approach uses machine learning techniques to capture the relationships between general des ...

Keywords: VLSI CAD, estimation, estimation techniques, layout, machine learning



USPTO

[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

Search: ☒ The ACM Digital Library ☐ The Guide

SEARCH

at 2-1-01

THE ACM DIGITAL LIBRARY

[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Published before April 2001

Terms used [table](#) [cell](#) [layout](#) [compact](#) [vlsi](#)

Found 195 of 120,240

Sort results
by

[Save results to a Binder](#)

[Try an Advanced Search](#)

Display
results

[Search Tips](#)

[Try this search in The ACM Guide](#)

☐ [Open results in a new window](#)

Results 1 - 20 of 195

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Cell-based hierarchical pitchmatching compaction using minimal LP](#)

So-Zen Yao, Chung-Kung Cheng, Debaprosad Dutt, Surendra Nahar, Chi-Yuan Lo
July 1993 **Proceedings of the 30th international conference on Design automation
DAC '93**

Publisher: ACM Press

Full text available: [pdf\(531.59 KB\)](#) Additional Information: [full citation](#), [references](#), [index terms](#)

2 [Layout techniques supporting the use of dual supply voltages for cell-based designs](#)

Chingwei Yeh, Yin-Shuin Kang, Shan-Jih Shieh, Jinn-Shyan Wang
June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation DAC
'99**

Publisher: ACM Press

Full text available: [pdf\(145.89 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

3 [Strip layout: a new layout methodology for standard circuit modules](#)

J. Apte, G. Kedem
October 1987 **Proceedings of the 24th ACM/IEEE conference on Design automation
DAC '87**

Publisher: ACM Press

Full text available: [pdf\(681.69 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

In this paper we describe Strip Layout, a new layout methodology that is suitable for automatically laying out standard circuit modules and for automatic module generation from transistor net-list. We demonstrate that the new layout methodology yields circuits that are denser than standard cell layout while retaining all the advantages of standard cells. Moreover, Strip Layout could be generated by simple algorithms at high speed.

4 [A new hierarchical layout compactor using simplified graph models](#)

W. Kim, J. Lee, H. Shin
July 1992 **Proceedings of the 29th ACM/IEEE conference on Design automation DAC
'92**

Publisher: IEEE Computer Society Press

Full text available: [pdf\(398.30 KB\)](#) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

5 [Width minimization of two-dimensional CMOS cells using integer programming](#)

Google

Web Images Video News Maps more »

table cell layout compact automatic

Search

Advanced Search
Preferences

an 2-1-07 Sign in

Web

Results 11 - 20 of about 857,000 for **table cell layout compact automatic**. (0.12 seconds)

[PDF] **Automatic layout synthesis of analog ICs using circuit recognition ...**

File Format: PDF/Adobe Acrobat

Automatic Layout Synthesis of Analog ICs. 77. on a semicustom style using analog standard **cell**. libraries [17]-[19]. However, as explained before, this ...

www.springerlink.com/index/M3663633575G72V5.pdf - [Similar pages](#)

[PDF] **Automatic Yellow-Pages pagination and layout**

File Format: PDF/Adobe Acrobat

Thus the achievement of more **compact layouts** without sacrificing **layout** ... tion and **layout** can be evaluated using the objective function in **Table 2**. ...

www.springerlink.com/index/H571Q583723R3304.pdf - [Similar pages](#)

[PS] **Automatic Data Layout for Distributed-Memory Machines**

File Format: Adobe PostScript - [View as Text](#)

For a given data **layout** selection problem, both **compact** and disaggre- ... **Automatic Data Layout** for Distributed-Memory Machines. . . 895. **Table II**. ...

www.cs.rutgers.edu/~uli/TOPLAS98.ps - [Similar pages](#)

Automatic forms: All sizes, and able to have text on them? | D*I*Y ...

The **layout** was inspired by HTML, though in a vastly different syntax. But you'd define a form as a series of nested tables. Any **table** could fit in any **cell**, ...

www.diyplanner.com/node/1288 - 30k - [Cached](#) - [Similar pages](#)

Automatic synthesis of standard cell layouts - Patent 5984510

In addition to not adequately providing support for well height requirements, prior art implementations also fail to make efforts to **compact a cell layout** ...

www.freepatentsonline.com/5984510.html - 304k - [Cached](#) - [Similar pages](#)

myReader - Auto-Reader Low Vision Magnifier, screen magnification ...

This reduces the mental and physical fatigue that people often experience when using a device fitted with an XY **table**. **Automatic** scrolling: With myReader ...

humanware.ca/web/en/p_LVM_myReader.asp - [Similar pages](#)

[PDF] **Active Document Layout Synthesis**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

automatic table formatting, and automating document **layout** ground truth. generation. ... widths of different columns to achieve a **compact table. layout**. ...

www.hpl.hp.com/techreports/2005/HPL-2005-106.pdf - [Similar pages](#)

[PDF] **Automatic Transistor and Physical Design of FPGA Tiles From An ...**

File Format: PDF/Adobe Acrobat - [View as HTML](#)

Table 1 – Colour Legend for Placement Picture. For this architecture we did not do the full transistor **layout**,. but rather approximated **cell** areas as ...

www.eecg.toronto.edu/~jayar/pubs/GILES/GILESFinal.pdf - [Similar pages](#)

CSS tables - Notes: 2. Visual and paged media properties

In the top of this **table cell** on the right should not be the top border, but Opera continues the ... The fast **table layout** model has however some matters, ...

www.nic.fi/~tapio1/HTMLKit/CSSNotesProp.php3 - 90k - [Cached](#) - [Similar pages](#)

[PDF] **Methodology for Automated Layout Migration for 90nm Itanium®2 ...**

File Format: PDF/Adobe Acrobat

SRAM **cell**", Electron Devices Meeting, 2002. IEDM. 2002. Digest. International, pp. 61 -64, December 2002. [2] Mike Reinhardt, "Automatic Layout Migration", ...